# This Page Is Inserted by IFW Operations and is not a part of the Official Record

#### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

#### IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

FIG. 1



OVED O.G. FIG.

PRAFTSMAN

CLASS SUBCL







FIG. 3








FIG. 4



09/914429

FIG. 5




BY CLASS

6/14

#### 09/914429

#### FIG. 6



```
HDL DESCRIPTIVE STATEMENT
//External Declaration
module nand1_gate(
 Ino.
In1.
 Out0
//Internal Declarations
input In0; input In1;
wire In0;
wire In1;
reg Out0;
always @ (In0 or In1) begin
  //Block 1
  case (In0, In1)
   2'b \u00e000:
      Out0=1'b1;
   2'b 01:
      Out0=1'b1;
   2'b 10:
      Out0=1'b1;
   2'b 11:
      Out0=1'b0:
   default
  endcase
end
endmododule // nand1_gate
//External Declaration
module nand2 gate(
 In2.
In2.
 Out1);
//Internal Declarations
input In2;
input In3;
wire In2:
wire In3;
reg Out1;
always @ (In2 or In3) begin
  //Block 1
  case (In2, In3)
   2'b 00:
      Out1=1'b1;
   2'b 01:
      Out1=1'b1;
   2'b 10:
      Out1=1'b1;
   2'b 11:
      Out1=1'b0;
   default
  endcase
end
endmododule // nand1_gate2
```







FIG. 8




j-


. .


PRAFTSMAN

8/14

FIG. 9







09/914429




FIG. 10


Sato et al.

Page 10 of 14

09/914429

10 / 14

### FIG. 11



#### HDL DESCRIPTIVE STATEMENT


```
//External Declaration
module ff model(
In0,
 In1,
Out0,
Out1
);
//Internal Declarations
input In0;
input In1;
output Out0;
output Out1;
wire In0;
wire In1;
reg Out0;
reg Out1;
//Local declarations
//Instaces
nand1_gate(
.In0(\overline{In0}),
.In1 (Out1),
.Out0 (Out0),
);
nand2_gate(
.In2 (Out0),
.In3 (In3),
 .Out0 (Out1)
endmodule // ff_model
```

į.

Sato et al.

11 / 14

FIG. 12



OVED O.G. FIG.

RAFTSMAN

09/914429

## FIG. 13





FIG. 14





Sato et al. Page 14 of 14

09/914429

14/14

#### FIG. 15





modiansa sinan